


# The Alpha 21264 Out-of-Order Implementation




# Thread-Level Parallelism

$iW \geq 4$   
Avg IPC = 1.5 } 3.0  
IPC = 1.5 }

- Motivation:
  - a single thread leaves a processor under-utilized for most of the time
  - by doubling processor area, single thread performance barely improves
- Strategies for thread-level parallelism:
  - multiple threads share the same large processor → reduces under-utilization, efficient resource allocation
  - Simultaneous Multi-Threading (SMT)
  - each thread executes on its own mini processor → simple design, low interference between threads
  - Chip Multi-Processing (CMP) or multi-core



# How are Resources Shared?

Each box represents an issue slot for a functional unit. Peak throughput is 4 IPC.



- Superscalar processor has high under-utilization – not enough work every cycle, especially when there is a cache miss
- Fine-grained multithreading can only issue instructions from a single thread in a cycle – can not find max work every cycle, but cache misses can be tolerated
- Simultaneous multithreading can issue instructions from any thread every cycle – has the highest probability of finding work for every issue slot

# Pipeline Structure





# Resource Sharing

Thread-1

R1 ← R1 + R2  
R3 ← R1 + R4  
R5 ← R1 + R3

Instr Fetch

P65 ← P1 + P2  
P66 ← P65 + P4  
P67 ← P65 + P66

Instr Rename

Instr Fetch

R2 ← R1 + R2  
R5 ← R1 + R2  
R3 ← R5 + R3


Instr Rename

P76 ← P33 + P34  
P77 ← P33 + P76  
P78 ← P77 + P35

Issue Queue

P65 ← P1 + P2 ✓  
P66 ← P65 + P4  
P67 ← P65 + P66 ✓  
P76 ← P33 + P34 ✓  
P77 ← P33 + P76 ✓  
P78 ← P77 + P35 ✓

Thread-2



P65 - P128

