Active Memory Cube

Ravi Nair IBM T. J. Watson Research Center December 14, 2014

The Top 500 Supercomputers



Projected Performance Development

The Power Story

	Linpack TFlops	Power (KW)	MW per Exaflops
Tianhe-2	33,862	17,808	526
Titan	17,590	8,209	467
BG/Q	17,173	7,890	459
K-Computer	10,510	12,660	1205
1 MW of power costs roughly \$1M per year			

The Cost of Power



Power Scaling



20 PF/s - 2012

Link power
Network logic power
DDR chip power
DDR I/O power
L2 cache power
L2 to DDR bus power
L1P to L2 bus power
L1P power
L1D power
Leakage power
Clock power
Integer core power
Floating point power



1 EF/s - 2018

Memory power and I/O to memory become major contributors

Active Memory



Active Memory Cube





Example Exascale Node





Vector, Scalar and Mask Registers



Processing Lane



Power-Efficient Microarchitecture

- Direct path from memory to registers
- Short latency to memory
- Low pj/bit TSV interconnection between memory and processing lanes
- No dynamic scheduling of instructions (pipeline exposed to program)
- Explicit parallelism
- Efficient vector register file
- Chained operations to avoid intermediate writes to register file
- Largely predecoded commands to various execution units, similar to horizontal microcoding
- No instruction cache
- Aggressive gating of unused paths

Instruction Set



RN/IBM

Sample AMC Lane Instruction



[1] nop {f1mul sr3,sr2,sr1; nop} {x2add sr5,sr7,sr9; nop} {nop; nop} {nop; nop}

Same operations as above on registers in the scalar register file. Compiler cannot place dependent operation in next instruction.

LSU Commands, including strides, gather, scatter



Bandwidth and Latency (Sequential Access)



Improvement with Open-Page Mode



Coherence

DRAM Page: 1024 bytes + 1024 bits metadata

_ine: 128 bytes + 128 bits metadata

Metadata

Vault Block: 32 bytes

2 bits coherence 30 bits ECC + other

No caches within AMC

- Granularity of transfer to lane
 - 8 bytes to 256 bytes
- Coherence bit checked on access
 - Overhead only on small-granularity stores

AMC API

Goal:

- Expose all hardware resources of interest to user
- Allow efficient sharing of AMC execution units
- Allow efficient user-mode access
- Logical naming of resources: Physical mapping by OS
 - OS is minimal kernel, Compute Node Kernel (CNK), employed on BG/Q
- Memory Placement: Allocation and relocation of memory
- AMC Interface Segment for lane code and initialized data
- Data areas (with addresses in special-purpose registers)
 - Common Area: for data common to all lanes
 - Lane Stack: for data specific to a single lane
- Lane Completion Mechanism
 - Atomic fetch and decrement
 - Wakeup host

AMC Simulator

- Supports all features of Instruction Set Architecture
- Timing-correct at the AMC level, including internal interconnect and vaults
- Functionally correct at the host level, including privileged mode
- OS and runtime accurately simulated
- Provides support for power and reliability calculation
- Provides support for experimenting with different mix of resources and with new features

Compiling to the AMC



AMC Compiler

Supports C, C++, Fortran front ends

- User annotates program using OpenMP 4.0 accelerator directives
 - Identify code section to run on AMC
 - Identify data region accessed by AMC

Compiled Applications

- DGEMM
- DAXPY
- Determinant
- LULESH
- SNAP
- Nekbone
- UMT
- CoMD

Challenges/Opportunities for Compiler Exploitation

- Heterogeneity
- Programmable length vectors
- Gather-scatter
- Slice-mapping
- Predication using mask registers
- Scalar-vector combination code
- Memory latency hiding
- Instruction Buffer size

Techniques Used

- Polyhedral framework
- Loop nests analyzed for vector exploitation
 - Loop blocking, loop versioning and loop unrolling applied in integrated manner
- Software I-cache
- Limited source code transformation
 - LULESH Kernel 1: Distribute kernel into two loops to help scheduling
 - Nekbone: Manually inline multiply nested procedure calls
 - Will be automated eventually

Performance

DGEMM

- $\mathbf{C} = \mathbf{C} \mathbf{A} \times \mathbf{B}$
- 83% peak performance:266 GF/AMC
 - Hand assembled
 - 77% through compiler
- 10 W power in 14 nm technology
- Roughly 20 GF/W at system level
- 7 nm projection:
 - 56 GF/W at AMC
 - Roughly at target at system level



Breakdown of Resources





Power Breakdown

Bandwidth

$\blacksquare DAXPY (\mathbf{Y} = \mathbf{Y} + a \times \mathbf{X})$

- Performance depends on data striping
- 4.95 computations per cycle per AMC when striped across all lanes
 - Out of 32 possible
 - Low because of bandwidth limitation
- Improves to 7.66 computations per cycle when data is blocked within vault
- Bandwidth utilized
 - 153.2 GB/s (read), 76.6 GB/s (write) per AMC
 - 2.4 TB/s (read), 1.2 TB/s (write) across node

Power Distribution



Power Consumption Across Applications



Real applications tend to be less power-constrained

RN/IBM

Concluding Remarks

- 3D technology is reviving interest in Processing-in-Memory
- The AMC design demonstrates a way to meet DoE Exascale requirements of 1 Exaflops in 20 MW
 - An AMC-like PIM approach may be the only way to achieve this target in 7 nm CMOS technology
- Widespread use of the AMC technology will depend on commodity adoption of such 3D memory+logic stacks

Thank you!

- This work was supported in part by Department of Energy Contract B599858 under the FastForward initiative
 - PIs: Ravi Nair and Jaime Moreno
- Collaborators
 - S. F. Antao, C. Bertolli, P. Bose, J. Brunheroto, T. Chen, C.-Y. Cher, C. H. A. Costa, J. Doi, C. Evangelinos, B. M. Fleischer, T. W. Fox, D. S. Gallo, L. Grinberg, J. A. Gunnels, A. C. Jacob, P. Jacob, H. M. Jacobson, T. Karkhanis, C. Kim, J. K. O'Brien, M. Ohmacht, Y. Park, D. A. Prener, B. S. Rosenburg, K. D. Ryu, O. Sallenave, M. J. Serrano, P. Siegl, K. Sugavanam, Z. Sura
- Upcoming Paper

[IBM JRD] R. Nair et al, "Active Memory Cube: A Processing-in-Memory Architecture for Exascale Systems", in *IBM Journal of Research & Development*, vol. 59, no. 2/3, 2015.

IBM, BG/Q, Blue Gene/Q and Active Memory Cube are trademarks of International Business Machines Corp., registered in many jurisdictions worldwide.