

An Extended Cell Set for Self-Timed Designs

Ajay Khoche

UUCS-93-003

Department of Computer Science
University of Utah
Salt Lake City, UT 84112 USA

February 26, 1993

Abstract

The high level synthesis approach described in [1] uses hopCP[2] language for behavioral descriptions. The behavioral specifications are then translated into Hop Flow Graphs (HFGs). The actions in the graph are then refined such that refined actions can be directly mapped onto asynchronous circuit blocks. This report describes library of such blocks called action-blocks. The action blocks use two phase transition signalling protocol for control signals and bundled protocol for data signals. The blocks have been designed using ViewLogic Design tools.

1

¹This research was sponsored in part by NSF, award no. MIP 8902558.