





arm NEOVERSE

The Cloud to Edge Infrastructure Foundation
for a World of 1T Intelligent Devices


Each generation brings faster performance and new infrastructure specific features



Each generation brings faster performance and new infrastructure specific features



The DNA of Neoverse solutions




Performance & workloads lab

- Arm partner systems
- 100G Ethernet capable
- Cloud offerings to augment our capabilities
- Emulate/simulate workloads on early RTL models




What languages matter in the cloud?

B. WHICH PROGRAMMING LANGUAGES DO YOU USE TO WRITE CODE THAT RUNS ON THE SERVER?



Cloud Computing Components



Cortex-A72 vs Neoverse N1

- Synchronization performance
- Memory operations
 - Allocations
 - Copy
 - Prefetching
 - Initialization
- .net benchmarks
- General performance

Atomic Operations in Arm v8

LDAXR-STLXR pair

Very RISC-way to handle atomics

Execute LDXR then STXR on the same memory address, if there is an intervening change to the address (including coherency states) the store will fail; this event will be signaled through an additional output register

Should only manipulate values in registers between these two operations

LSE operations (i.e. Compare and Swap)


Compare and Swap reads a value from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

Real World Use Case – Atomic Counters

Moving to a new way of performing atomics might require SW tuning as well

Old Algorithm (Atomic Long)

New Algorithm (Long Adder)



Single Core Performance


The Quest and Guarantee of Sequential Consistency

Hardware improvements measured on Java micro-benchmarks (OpenJDK JDK11):


- Object/memory allocations up to **2.4x faster**
- Object/array initializations up to **5x faster**
 - Smart issuing and cost reduction of SW barriers (i.e. DMB) required by Arm's relaxed memory model
- Copy chars up to **1.6x faster**
- New atomic instructions improve locking throughput and contention latency by up to **2x**

JMH Benchmarks Single core

Allocations



Copy Chars



SmallVariable Array Allocations Prefetching

Cortex-A72

```
0.14% prfm pstl1keep, [x11,#192]
1.63% str x10, [x0]
      mov x10, #0x10000 // #65536
; {metadata('java/lang/Object');}
      movk x10, #0x3e88
0.13% prfm pstl1keep, [x11,#256]
1.69% str w10, [x0,#8]
0.27% prfm pstl1keep, [x11,#320]
      add x10, x0, #0x10
      mov x11, x17
1.64% str w14, [x0,#12]
```

Neoverse N1

```
0.13% prfm pstl1keep, [x11,#192]
9.04% str x10, [x0]
      mov x10, #0x10000 // #65536
; {metadata('java/lang/Object');}
      movk x10, #0x3e88
      prfm pstl1keep, [x11,#256]
3.82% str w10, [x0,#8]
0.08% prfm pstl1keep, [x11,#320]
4.54% add x10, x0, #0x10
0.04% mov x11, x17
0.20% str w14, [x0,#12]
```

```
public void testSmallVariableArray(Blackhole bh)
throws Exception {
    int localArrlen = smalllen;
    for (int i = 0; i < LENGTH; i++) {
        Object[] tmp = new Object[localArrlen];
        bh.consume(tmp);
    }
}
```


Initialization/Stores: Store and Store Test

Cortex-A72


0.24% **dmb ishst ;*new**
4.40% ldr x10, [sp,#16]
1.50% ldp w15, w17, [x10,#12] ;*getfield
0.20% ldr w16, [x10,#20] ;*getfield
mov x2, x0
0.24% ldp w0, w18, [x10,#24] ;*getfield s5

Neoverse N1

dmb ishst ;*new
ldr x10, [sp,#16]
0.02% ldp w15, w17, [x10,#12] ;*getfield s2
0.02% ldr w16, [x10,#20] ;*getfield s3
mov x2, x0
1.38% ldp w0, w18, [x10,#24] ;*getfield s5



.Net Relative Performance by Category



Cortex-A72 vs Neoverse N1 Overall Performance Uplift

Hardware improvements measured on SPECJBB (OpenJDK JDK11):

- Neoverse N1 CPU improves throughput from Cortex-A72 by **1.7x**

Software improvements measured on SPECJBB:

- JDK11 improves performance vs JDK8 on Arm by min **14%**
- *(More improvements underway – all of them will be backported to JDK11u)*

This is just the beginning...

- These initial results are for Cortex-A72 and Neoverse N1 systems with similar core count and frequency
- SW optimizations and workload tuning is still in progress

Performance and benchmark disclaimer

This benchmark presentation made by Arm Ltd and its subsidiaries (Arm) contains forward-looking statements and information. The information contained herein is therefore provided by Arm on an "as-is" basis without warranty or liability of any kind. While Arm has made every attempt to ensure that the information contained in the benchmark presentation is accurate and reliable at the time of its publication, it cannot accept responsibility for any errors, omissions or inaccuracies or for the results obtained from the use of such information and should be used for guidance purposes only and is not intended to replace discussions with a duly appointed representative of Arm. Any results or comparisons shown are for general information purposes only and any particular data or analysis should not be interpreted as demonstrating a cause and effect relationship. Comparable performance on any performance indicator does not guarantee comparable performance on any other performance indicator.

Any forward-looking statements involve known and unknown risks, uncertainties and other factors which may cause Arm's stated results and performance to be materially different from any future results or performance expressed or implied by the forward-looking statements.

Arm does not undertake any obligation to revise or update any forward-looking statements to reflect any event or circumstance that may arise after the date of this benchmark presentation and Arm reserves the right to revise our product offerings at any time for any reason without notice.

Any third-party statements included in the presentation are not made by Arm, but instead by such third parties themselves and Arm does not have any responsibility in connection therewith.



arm NEOVERSE

The Cloud to Edge Infrastructure Foundation
for a World of 1T Intelligent Devices

Thank You!